

**DUAL SERIAL BACKPLANE DEVICE** **S2002**

**FEATURES**

- Broad operating rate range (.98 - 1.3 GHz)
  - 1062 MHz (Fibre Channel)
  - 1250 MHz (Gigabit Ethernet) line rates
  - 1/2 Rate Operation
- Dual Transmitter with phase-locked loop (PLL) clock synthesis from low speed reference
- Dual Receiver PLL provides clock and data recovery
- Internally series terminated TTL outputs
- On-chip 8B/10B line encoding and decoding for two separate parallel 8-bit channels
- Dual 8-bit parallel TTL interfaces with internal series terminated outputs
- Low-jitter serial PECL interface
- Individual local loopback control
- JTAG 1149.1 Boundary scan on low speed I/O signals
- Interfaces with coax, twinax, or fiber optics
- Single +3.3V supply, 1.85 W power dissipation
- Compact 21mm x 21mm 156 TBGA package

**APPLICATIONS**

- Ethernet Backbones
- Workstation
- Frame buffer
- Switched networks
- Data broadcast environments
- Proprietary extended backplanes

**GENERAL DESCRIPTION**

The S2002 facilitates high-speed serial transmission of data in a variety of applications including Gigabit Ethernet, Fibre Channel, serial backplanes, and proprietary point to point links. The chip provides two separate transceivers which are operated individually for a data capacity of >2 Gbps.

Each bi-directional channel provides 8B/10B coding/decoding, parallel to serial and serial to parallel conversion, clock generation/recovery, and framing. The on-chip transmit PLL synthesizes the high-speed clock from a low-speed reference. The on-chip dual receive PLL is used for clock recovery and data re-timing on the two independent data inputs. The transmitter and receiver each support differential PECL-compatible I/O for copper or fiber optic component interfaces with excellent signal integrity. Local loopback mode allows for system diagnostics. The chip requires a 3.3V power supply and dissipates 1.85 watts.

Figure 1 shows the S2202 and S2002 in a Gigabit Ethernet application. Figure 2 combines the S2002 with a crosspoint switch to demonstrate a serial backplane application. Figure 3 is the input/output diagram. Figures 4 and 5 show the transmit and receive block diagrams, respectively.

**Figure 1. Typical Dual Gigabit Ethernet Application**




Figure 2. Typical Backplane Application




Figure 3. S2002 Input/Output Diagram




Figure 4. Transmitter Block Diagram





Figure 5. Receiver Block Diagram



### TRANSMITTER DESCRIPTION

The transmitter section of the S2002 contains a single PLL which is used to generate the serial rate transmit clock for all transmitters. Two channels are provided with a variety of options regarding input clocking and loopback. The transmitters can operate in the range of .98 GHz to 1.3 GHz, 10 or 20 times the reference clock frequency.

#### Data Input

The S2002 has been designed to simplify the parallel interface data transfer and provides the utmost in flexibility regarding clocking of parallel data. The S2002 incorporates a unique FIFO structure on both the parallel inputs and the parallel outputs which enables the user to provide a "clean" reference source for the PLL and to accept a separate external clock which is used exclusively to reliably clock data into the device. Data can also be clocked in using the REFCLK.

Data is input to each channel of the S2002 nominally as a 10 bit wide word. This consists of eight data bits of user data, KGEN, and DN. An input FIFO and a clock input, TCLKx, are provided for each channel of the S2002. The device can operate in two different modes. The S2002 can be configured to use either the TCLKx (TCLK MODE) input or the REFCLK input (REFCLK MODE). In TCLK or REFCLK mode, each byte of data is clocked into its FIFO with the TCLKx provided for each byte. Table 1 provides a summary of the input modes for the S2002.

**Table 1. Input Modes**

TMODE	Operation
0	REFCLK MODE. REFCLK used to clock data into FIFOs for all channels.
1	TCLK MODE. TCLKx used to clock data into FIFOs for all channels.

Note that internal synchronization of FIFOs is performed upon deassertion of RESET or when the synchronization pattern is generated (SYNC = 1 DNx = 1).

Operation in the TCLK MODE makes it easier for users to meet the relatively narrow setup and hold time window required by the parallel 10-bit interface. The TCLK signal is used to clock the data into an internal holding register and the S2002 synchronizes its internal data flow to insure stable operation. However, regardless of the clock mode, REFCLK is always the VCO reference clock. This facilitates the provision of a clean reference clock resulting in minimum jitter on the serial output. The TCLK must be frequency locked to REFCLK, but may have an arbitrary phase relationship. Adjustment of internal timing of the S2002 is performed during reset. Once synchronized, the user must insure that the timing of the TCLK signal does not change by more than  $\pm 3$  ns relative to the REFCLK.

Figure 6 demonstrates the flexibility afforded by the S2002. A low jitter reference is provided directly to the S2002 at either 1/10 or 1/20 the serial data rate. This insures minimum jitter in the synthesized clock used for serial data transmission. A system clock output at the parallel word rate, TCLKO, is derived from the PLL and provided to the upstream circuit as a system clock. The frequency of this output is constant at the parallel word rate, 1/10 the serial data rate, regardless of whether the reference is provided at 1/10 or 1/20 the serial data rate. This clock can be buffered as required without concern about added delay. There is no phase requirement between TCLKO and TCLKx, which is provided back to the S2002, other than that they remain within  $\pm 3$ ns of the phase relationship established at reset.

The S2002 also supports the traditional REFCLK (TBC) clocking found in many Fibre Channel and Gigabit Ethernet applications and is illustrated in Figure 7.

**Half Rate Operation**

The S2002 supports full and 1/2 rate operation for all modes of operation. When RATE is LOW, the S2002 serial data rate equals the VCO frequency. When RATE is HIGH, the VCO is divided by 2 before being provided to the chip. Thus the S2002 can support Fibre Channel and serial backplane functions at both full and 1/2 the VCO rate. See Table 5.


**8B/10B Coding**

The S2002 provides 8B/10B line coding for each channel. The 8B/10B transmission code includes serial encoding and decoding rules, special characters, and error control. Information is encoded, 8 bits at a time, into a 10 bit transmission character. The characters defined by this code ensure that enough tran-


sitions are present in the serial bit stream to make clock recovery possible at the receiver. The encoding also greatly increases the likelihood of detecting any single or multiple errors that might occur during the transmission and reception of data<sup>1</sup>.

The 8B/10B transmission code includes D-characters, used for data transmission, and K-characters, used for control or protocol functions. Each D-character and K-character has a positive and a negative parity version. The parity of each codeword is selected by the encoder to control the running disparity of the data stream. K-character generation is controlled individually for each channel using the KGENx input. When KGEN is asserted, the data on the parallel input is mapped into the corresponding control character. The parity of the K-character is selected to minimize running disparity in the serial data stream. Table 3 lists the K characters supported by the S2002 and identifies the mapping of the DIN[7:0] bits to each character.

**Figure 6. DIN Data Clocking with TCLK**



**Figure 7. DIN Clocking with REFCLK**



<sup>1</sup> 1. A.X. Widner and P.A. Franaszek, "A Byte-Oriented DC Balanced (0,4) 8B/10B Transmission Code," IBM Research Report RC9391, May 1982.

In order to provide interface compatibility to non-AMCC serial backplane transceivers, the S2002 can also generate a unique sync character consisting of 16 consecutive K28.5 characters. This event is initiated by the simultaneous assertion of SYNC and DN. The SYNC character may start with either a positive or negative parity K28.5. (Depending on the current running disparity.) The parity of the second and third K28.5 are inverse with respect to a valid 8B/10B sequence. Parity of the remaining K28.5 are 8B/10B compliant. Thus the parity of the K28.5 pattern consists of + + - - + - + - + - + - + - or - - + + - - + + - - + + - -.

Table 2 identifies the S2002 transmit control signals.

### Frequency Synthesizer (PLL)

The S2002 synthesizes a serial transmit clock from the reference signal. Upon startup, the S2002 will obtain phase and frequency lock within 2500 bit times after the start of receiving reference clock inputs. Reliable locking of the transmit PLL is assured, but a lock-detect output is NOT provided.

The special SYNC generation commences on the first cycle in which SYNC and DN=1 and continues for 16 cycles. During this period, the SYNC, KGEN, and DN inputs are ignored (assertion of DN and SYNC during this period will not prolong or re-initial the special sync character generation).

**Table 2. Transmitter Control Signals**

SYNC	KGENx	DNx	S2002 Output
0	0	0	Encoded Parallel Data.
0	0	1	K28.5 Character.
0	1	1	K Character as defined by Table 3 and DIN[7:0].
1	X	1	Special 16 word SYNC character generated and resets the transmit FIFO.



**Table 3. K Character Generation (DNx = 1 KGENx = 1 SYNC = 0)**

K Character	DIN[7:0]	KGEN	Current RD+	Current RD-	Comments
			abcdei fghj	abcdei fghj	
K28.0	000 11100	1	110000 1011	001111 0100	Sync Character
K28.1	001 11100	1	110000 0110	001111 1001	
K28.2	010 11100	1	110000 1010	001111 0101	
K28.3	011 11100	1	110000 1100	001111 0011	
K28.4	100 11100	1	110000 1101	001111 0010	
K28.5	101 11100	1	110000 0101	001111 1010	
K28.6	110 11100	1	110000 1001	001111 0110	
K28.7	111 11100	1	110000 0111	001111 1000	
K23.7	111 10111	1	000101 0111	111010 1000	
K27.7	111 11011	1	001001 0111	110110 1000	
K29.7	111 11101	1	010001 0111	101110 1000	
K30.7	111 11110	1	100001 0111	011110 1000	

**Table 4. Data to 8B/10B Alphabetic Representation**

DIN[0:9] or DOUT[0:9]	Data Byte									
	0	1	2	3	4	5	6	7	8	9
8B/10B Alphanumeric Representation	a	b	c	d	e	i	f	g	h	j

**Reference Clock Input**

The reference clock input must be supplied with a low-jitter clock source. All reference clocks in a system must be within 200 ppm of each other to insure that the clock recovery units can lock to the serial data.

The frequency of the reference clock must be either 1/10 the serial data rate, CLKSEL = 0, or 1/20 the serial data rate, CLKSEL=1. In both cases the frequency of the parallel word rate output, TCLKO, is constant at 1/10 the serial data rate. See Table 5.

**Serial Data Outputs**

The S2002 provides LVPECL level serial outputs. The serial outputs do not require output pulldown resistors. Outputs are designed to perform optimally when AC-coupled.

**Transmit FIFO Initialization**

The transmit FIFO must be initialized after stable delivery of data and TCLK to the parallel interface, and before entering the normal operational state of the circuit. FIFO initialization is performed upon the de-assertion of the RESET signal. The transmit FIFO is also reset when the special synchronization pattern (SYNC=1, DN=1) is generated. TCLKO will operate normally regardless of the state of RESET.

**Table 5. Operating Rates**

RATE	CLKSEL	REFCLK Frequency	Serial Output Rate	TCLKO Frequency
0	0	SDR/10	0.98–1.3 GHz	SDR/10
0	1	SDR/20	0.98–1.3 GHz	SDR/10
1	0	SDR/10	0.49–0.65 GHz	SDR/10
1	1	SDR/20	0.49–0.65 GHz	SDR/10

Note: SDR = Serial Data Rate

### RECEIVER DESCRIPTION

Each receiver channel is designed to implement a Serial Backplane receiver function through the physical layer. A block diagram showing the basic function is provided in Figure 5.

Whenever a signal is present, the receiver attempts to recover the serial clock from the received data stream. After acquiring bit synchronization, the S2002 searches the serial bit stream for the occurrence of a K28.5 character on which to perform word synchronization. Once synchronization on both bit and word boundaries is achieved, the receiver provides the decoded data on its parallel outputs.

#### Data Input

A differential input receiver is provided for each channel of the S2002. Each channel has a loopback mode in which the serial data from the transmitter replaces external serial data. The loopback function for each channel is enabled by its respective LPEN input.

The high speed serial inputs to the S2002 are internally biased to VDD-1.3V. All that is required externally are AC-coupling and line-to-line differential termination.

#### Clock Recovery Function

Clock recovery is performed on the input data stream for each channel of the S2002. The receiver PLL has been optimized for the anticipated needs of Serial Backplane systems. A simple state machine in the clock recovery macro decides whether to acquire lock from the serial data input or from the reference clock. The decision is based upon the frequency and run length of the serial data inputs. If at any time the frequency or run length checks are violated, the state machine forces the VCO to lock to the reference clock. This allows the VCO to maintain the correct frequency in the absence of data.

**Table 6. Lock to Reference Frequency Criteria**

Current Lock State	PLL Frequency (vs. REFCLK)	New Lock State
Locked	< 488 ppm	Locked
	488 to 732 ppm	Undetermined
	> 732 ppm	Unlocked
Unlocked	< 244 ppm	Locked
	244 to 366 ppm	Undetermined
	> 366 ppm	Unlocked

The 'lock to reference' frequency criteria insure that the S2002 will respond to variations in the serial data input frequency (compared to the reference frequency). The new Lock State is dependent upon the current lock state, as shown in Table 6.

The run-length criteria insure that the S2002 will respond appropriately and quickly to a loss of signal. The run-length checker flags a condition of consecutive ones or zeros across 12 parallel words. Thus 119 or less consecutive ones or zeros does not cause signal loss, 129 or more causes signal loss, and 120 - 128 may or may not, depending on how the data aligns across byte boundaries.

If both the off-frequency detect circuitry test and the run-length test are satisfied, the CRU will attempt to lock to the incoming data. When lock is achieved, LOCK-DET is asserted on the ERR, EOF, and KFLAG status lines. It is possible for the run length test to be satisfied due to noise on the inputs, even if no signal is present. In this case the lock detect status may periodically assert as the VCO frequency approaches that of the REFCLK.

In any transfer of PLL control from the serial data to the reference clock, the RCxP/N outputs remain phase continuous and glitch free, assuring the integrity of downstream clocking.

When operating in TCLK or REFCLK mode, PLL lock status for each channel is indicated by a 1-0-1 on its respective ERR, EOF, and KFLAG outputs.

#### Reference Clock Input

A single reference clock, which serves both transmitter and receiver, must be provided from a low jitter clock source. The frequency of the received data stream (divided-by -10 or -20) must be within 200 ppm of the reference clock to insure reliable locking of the receiver PLL.

#### Serial to Parallel Conversion

Once bit synchronization has been attained by the S2002 CRU, the S2002 must synchronize to the 10 bit word boundary. Word synchronization in the S2002 is accomplished by detecting and aligning to the 8B/10B K28.5 codeword. The S2002 will detect and byte-align to either polarity of the K28.5. Each channel of the S2002 will detect and align to a K28.5 anywhere in the data stream. For TCLK or REFCLK mode operation, the presence of a K28.5 is indicated for each channel by the assertion of the EOFx signal.

Table 7 details the function of the EOF, KFLAG, and ERR pins in status reporting.

**Table 7. Error and Status Reporting**

ERR	EOF	KFLAG	Description	Rank
0	0	0	Normal Character. Indicates that a valid data character has been detected.	5
0	0	1	K Character (not K28.5). Indicates that a K Character other than K28.5 has been detected.	5
0	1	0	Not Used.	
0	1	1	K28.5+ or K28.5-. Indicates that a K28.5 character of arbitrary parity has been detected.	3
1	0	0	Codeword Violation. Indicates that a word not corresponding to any valid Dx.x or Kx.x mapping has been received.	2
1	0	1	Operation in the TCLK or REFCLK mode, indicates loss of CRU bit lock.	1
1	1	0	Parity Error. Indicates that a running disparity error has been observed.	4
1	1	1	Not Used.	

### **8B/10B Decoding**

After serial to parallel conversion, the S2002 provides 8B/10B decoding of the data. The received 10-bit codeword is decoded to recover the original 8-bit data. The decoder also checks for errors and flags, either invalid codeword errors or running disparity errors by assertion of the ERRx signal. Error type is determined by examining the EOF output in accordance with Table 7. When more than one reportable condition occurs simultaneously, reporting is in accordance with the rank assigned by Table 7.

### **Data Output**

Data is output on the DOUT[0:7] outputs. K-characters are flagged using the KFLAG signal. The EOF (with KFLAG) is used to indicate the reception of a valid K28.5 character. Invalid codewords and decoding errors are indicated on the ERR output. KFLAG, EOF, and ERR are buffered with the data in the FIFO to insure that all outputs are synchronized at the S2002 outputs. Errors are reported independently for each channel in TCLK or REFCLK mode operation.

The S2002 TTL outputs are optimized to drive 65Ω line impedances. Internal source matching provides good performance on unterminated lines of reasonable length.

### **Parallel Output Clock Rate**

Two output clock modes are supported, as shown in Table 8. When CMODE is High, a complementary TTL clock at the data rate is provided on the RCxP/N outputs. Data should be clocked on the rising edge of RCxP. When CMODE is Low, a complementary TTL clock at 1/2 the data rate is provided. Data should be latched on the rising edge of RCxP and the rising edge of RCxN.

In Fibre Channel and Gigabit Ethernet applications, multiple consecutive K28.5 characters cannot be generated. However, for serial backplane applications this can occur. The S2002 must be able to operate properly when multiple K28.5 characters are received. After the first K28.5 is detected and aligned, the RCxP/N clock will operate without glitches or loss of cycles.

### **Receiver Output Clocking**

The S2002 parallel output clock source is determined by the TMODE selection. When REFCLK clocking is selected (TMODE = Low), the parallel output clocks (RCxP/N) are sourced from the TCLKA input. When TCLK clocking is selected (External Clocking Mode), the parallel output clocks are derived from the recovered clock from each channel. Table 8A describes the receiver output clocking options available.

When TCLKA is the output clock source, REFCLK and TCLKA must equal the parallel word rate (CLKSEL = Low). Additionally, the recovered clocks and the clock input on TCLKA must be frequency locked in order to avoid overflow/underflow of the internal FIFOs. The propagation delay between TCLKA and DOUTx, listed in Table 21, shows that the phase delay between TCLKA and the RCxP/N outputs may vary more than a bit time based on process variation.

The recommended clocking configuration for external clocking mode (REFCLK input clocking) is shown in Figure 9. TCLKA is sourced from TCLKO, which is frequency locked to the Reference clock input.

**OTHER OPERATING MODES**

**Operating Frequency Range**

The S2002 is designed to operate at serial baud rates of .98 GHz to 1.3 GHz (800 Mbps to 1040 Mbps user data rate). The part is specified at Fibre Channel (1062 MHz) and Gigabit Ethernet (1.25 GHz) serial baud rates, but will operate satisfactorily at any rate in this range.


**Loopback Mode**

When loopback mode is enabled, the serial data from the transmitter is provided to the serial input of the receiver, as shown in Figure 8. This provides the ability to perform system diagnostics and off-line testing of the interface to verify the integrity of the serial channel. Loopback mode is enabled independently for each channel using its respective loopback-enable input, LPEN.

**Test Modes**

The RESET pin is used to initialize the Transmit FIFOs and must be asserted (LOW) prior to entering the normal operational state (see section Transmit FIFO Initialization).

**Figure 8. S2002 Diagnostic Loopback Operation**



Note: Serial output data remains active during loopback operation to enable other system tests to be performed.


**Table 8. Output Clock Mode**

Mode	CMODE	RCx P/N Freq
Half Clock Mode	0	VCO/20
Full Clock Mode	1	VCO/10

**Table 8A. S2002 Data Clocking**

TMODE	Input Clock Source	Output Clock Source
0	REFCLK	TCLKA
1	TCLKx	RCx

**Figure 9. External Receiver Clocking**



## JTAG TESTING

The JTAG implementation for the S2002 is compliant with the IEEE1149.1 requirements. JTAG is used to test the connectivity of the pins on the chip. The TAP, (Test Access Port), provides access to the test logic of the chip. When TRST is asserted the TAP is initialized. TAP is a state machine that is controlled by TMS. The test instruction and data are loaded through TDI on the rising edge of TCK. When TMS is high the test instruction is loaded into the instruction register. When TMS is low the test data is loaded into the data register. TDO changes on the falling edge of TCK. All input pins, including clocks, that have boundary scan are observe only. They can be sampled in either normal operational or test mode. All output pins that have boundary scan, are observe and control. They can be sampled as they are driven out of the chip in normal operational mode, and they can be driven out of the chip in test mode using the Extest instruction. Since JTAG testing operates only on digital signals there are some pins with analog signals that JTAG does not cover. The JTAG implementation has the three required instruction, Bypass, Extest, and Sample/Preload.

Instruction	Code
BYPASS	11
EXTEST	00
SAMPLE/PRELOAD	01
ID CODE	10

## JTAG Instruction Description:

The BYPASS register contains a single shift-register stage and is used to provide a minimum-length serial path between the TDI and TDO pins of a component when no test operation of that component is required. This allows more rapid movement of test data to and from other components on a board that are required to perform test operations.

The EXTEST instruction allows testing of off-chip circuitry and board level interconnections. Data would typically be loaded onto the latched parallel outputs of boundary-scan shift-register stages using the SAMPLE/PRELOAD instruction prior to selection of the EXTEST instruction.

The SAMPLE/PRELOAD instruction allows a snapshot of the normal operation of the component to be taken and examined. It also allows data values to be loaded onto the latched parallel outputs of the boundary-scan shift register prior to selection of the other boundary-scan test instructions.

The following table provides a list of the pins that are JTAG tested. Each port has a boundary scan register (BSR), unless otherwise noted. The following features are described: the JTAG mode of each register (input, output2, or internal (refers to an internal package pin)), the direction of the port if it has a boundary scan register (in or out), and the position of this register on the scan chain.

**Table 9. JTAG Pin Assignments**

S2002 Pin Name	Core_Scan Port Name	JTAG Mode	Routing	
			In	Out
SYNC	sync	Input	0	-
CMODE	cmode	Input	1	-
TESTMODE	testmode_0	Input	2	-
		Internal	3	-
LPENB	lpenb	Input	4	-
		Internal	5	-
LPENA	lpena	Input	6	-
CLKSEL	clkssel	Input	7	-
TMODE	tmode	Input	8	-
		Internal	9	-
RESET	reset	Input	10	-
REFCLK	refclk	Input	11	-
TCLKO	transmit_clk_ buf_out	Output2	-	12
		Internal	13-22	-
TESTMODE1	testmode_1	Input	23	-
DNB	dnb	Input	24	-
KGENB	kgenb	Input	25	-
DINB7	tdatain_b (7)	Input	26	-
DINB6	tdatain_b (6)	Input	27	-
DINB5	tdatain_b (5)	Input	28	-
DINB4	tdatain_b (4)	Input	29	-
DINB3	tdatain_b (3)	Input	30	-
DINB2	tdatain_b (2)	Input	31	-
DINB1	tdatain_b (1)	Input	32	-
DINB0	tdatain_b (0)	Input	33	-
TCLKB	tclkb	Input	34	-
		Internal	35-45	-
DNA	dna	Input	46	-
KGENA	kgena	Input	47	-
DINA7	tdatain_a (7)	Input	48	-
DINA6	tdatain_a (6)	Input	49	-
DINA5	tdatain_a (5)	Input	50	-
DINA4	tdatain_a (4)	Input	51	-
DINA3	tdatain_a (3)	Input	52	-
DINA2	tdatain_a (2)	Input	53	-
DINA1	tdatain_a (1)	Input	54	-
DINA0	tdatain_a (0)	Input	55	-
TCLKA	tclka	Input	56	-
		Internal	-	57-69
RCBP	rcbp	Output2	-	70
RCBN	rcbn	Output2	-	71
DOUTB7	rdataout_b (7)	Output2	-	72
DOUTB6	rdataout_b (6)	Output2	-	73
DOUTB5	rdataout_b (5)	Output2	-	74
DOUTB4	rdataout_b (4)	Output2	-	75
DOUTB3	rdataout_b (3)	Output2	-	76

S2002 Pin Name	Core_Scan Port Name	JTAG Mode	Routing	
			In	Out
DOUTB2	rdataout_b (2)	Output2	-	77
DOUTB1	rdataout_b (1)	Output2	-	78
DOUTB0	rdataout_b (0)	Output2	-	79
ERRB	errd_b	Output2	-	80
EOFB	eofd_b	Output2	-	81
KFLAGB	kflagd_b	Output2	-	82
		Internal	-	83-95
RCAP	rcap	Output2	-	96
RCAN	rcan	Output2	-	97
ERRA	errd_a	Output2	-	98
DOUTA7	rdataout_a (7)	Output2	-	99
DOUTA6	rdataout_a (6)	Output2	-	100
DOUTA5	rdataout_a (5)	Output2	-	101
DOUTA4	rdataout_a (4)	Output2	-	102
DOUTA3	rdataout_a (3)	Output2	-	103
DOUTA2	rdataout_a (2)	Output2	-	104
DOUTA1	rdataout_a (1)	Output2	-	105
DOUTA0	rdataout_a (0)	Output2	-	106
EOFA	eofd_a	Output2	-	107
KFLAGA	kflagd_a	Output2	-	108
		Internal	-	109
<b>JTAG Control Pins</b> (Ports that do not have a Boundary Scan Register)				
TCK	jtag_tck	-	-	-
TDI	jtag_tdi	-	-	-
TDO	jtag_tdo	-	-	-
TMS	jtag_tms	-	-	-
TRS	jtag_trs	-	-	-
<b>Pins not JTAG Tested</b>				
TXAP	-	-	-	-
TXAN	-	-	-	-
TXBP	-	-	-	-
TXBN	-	-	-	-
RATE	-	-	-	-
RXAP	-	-	-	-
RXAN	-	-	-	-
RXBP	-	-	-	-
RXBN	-	-	-	-

**Table 10. Transmitter Input Pin Assignment and Descriptions**

Pin Name	Level	I/O	Pin #	Description
DINA7 DINA6 DINA5 DINA4 DINA3 DINA2 DINA1 DINA0	TTL	I	P12 T14 R12 P11 T13 R11 T12 P10	Transmit Data for Channel A. Parallel data on this bus is clocked in on the rising edge of TCLKA or REFCLK.
DNA	TTL	I	T15	DATA_NOT. When Low, data present on DINA[0:7] is 8B/10B encoded and transmitted serially. When High, special character/sequences are generated as indicated in Table 2.
KGENA	TTL	I	R13	K-Character Generation. KGENA High causes the data on DINA[0:7] to be encoded into a K-Character. (See Table 2.)
TCLKA	TTL	I	R10	Transmit Data Clock A. When TMODE is High, this signal is used to clock Data on DINA[0:7], KGENA, and DNA into the S2002. When TMODE is Low, TCLKA is ignored.
DINB7 DINB6 DINB5 DINB4 DINB3 DINB2 DINB1 DINB0	TTL	I	M15 M14 N16 N15 N14 P16 P15 R16	Transmit Data for Channel B. Parallel data on this bus is clocked in on the rising edge of TCLKB or REFCLK.
DNB	TTL	I	L14	DATA_NOT. When Low, data present on DINB[0:7] is 8B/10B encoded and transmitted serially. When High, special character/sequences are generated as indicated in Table 2.
KGENB	TTL	I	M16	K-Character Generation. KGENB High causes the data on DINB[0:7] to be encoded into a K-Character. (See Table 2.)
TCLKB	TTL	I	P14	Transmit Data Clock B. When TMODE is High, this signal is used to clock Data on DINB[0:7], KGENB, and DNB into the S2002. When TMODE is Low, TCLKB is ignored.
SYNC	TTL	I	C4	When High, (see Table 2) used to generate a special sequence of K28.5 characters. See earlier text.



**Table 11. Transmitter Output Signals**

Pin Name	Level	I/O	Pin #	Description
TXAP TXAN	Diff. LVPECL	O	D16 E16	High speed serial outputs for Channel A.
TXBP TXBN	Diff. LVPECL	O	G16 F16	High speed serial outputs for Channel B.
TCLKO	TTL	O	K15	TTL Output Clock at the Parallel data rate. This clock is provided for use by up-stream circuitry.

**Table 12. Mode Control Signals**

Pin Name	Level	I/O	Pin #	Description
TESTMODE	TTL	I	D3	Test Mode Control. Keep Low for normal operation.
TESTMODE1	TTL	I	L15	Test Mode Control. Keep Low for normal operation.
TMODE	TTL	I	A13	Transfer Mode Control. Controls the source of the clock used to input and output data to and from the S2002. When TMODE is Low, REFCLK is used to clock data on DINx[0:7], DNx, SYNC, and KGENx into the S2002. TCLKA is used to clock parallel data DOUTx[0:7], EOFx, ERRx, and KFLAGx out of the device. When TMODE is High, the TCLKx inputs are used to clock data into their respective channels. The output clocks are derived from the receivers' CRUs.
CLKSEL	TTL	I	B11	REFCLK Select Input. This signal configures the PLL for the appropriate REFCLK frequency. When CLKSEL = 0, the REFCLK frequency equals the parallel word rate. When CLKSEL = 1, the REFCLK frequency is 1/2 the parallel data rate.
REFCLK	TTL	I	J14	Reference Clock is used for the transmit VCO and frequency check for the clock recovered from the receiver serial data.
RESET	TTL	I	B15	When Low, the S2002 is held in reset. The receiver PLL is forced to lock to the REFCLK. The FIFOs are initialized on the rising edge of RESET. When High, the S2002 operates normally.
RATE	TTL	I	C11	When Low, the S2002 operates with the serial output rate equal to the VCO frequency. When High, the S2002 operates with the VCO internally divided by 2 for all functions.

Note: All TTL inputs except REFCLK have internal pull-up networks.

**Table 13. Receiver Output Pin Assignment and Descriptions**

Pin Name	Level	I/O	Pin #	Description
DOUTA7 DOUTA6 DOUTA5 DOUTA4 DOUTA3 DOUTA2 DOUTA1 DOUTA0	TTL	O	L2 L1 K2 K1 J3 J1 H3 H2	Channel A Receiver Data Outputs. Parallel data on this bus is valid on the rising edge of RCAP in full clock mode and valid on the rising edge of both RCAP and RCAN in half clock mode.
EOFA	TTL	O	G1	Channel A End of Frame Detected. A High on this output indicates that a valid K28.5 has been detected and is present on the parallel data outputs DOUTA[0:7].
KFLAGA	TTL	O	G2	Channel A K-Character Flag. A High in KFLAGA indicates that a valid control character has been detected. Data present on the parallel interface DOUTA[0:7] should be used to indicate which character was received.
ERRA	TTL	O	J2	Channel A Receive Error. A High on ERRA signifies the occurrence of either a parity error or an invalid codeword error during decoding of the received data.
RCAP RCAN	TTL	O	M1 L3	Receive Data Clock. Parallel receive data, DOUTA[0:7], EOFA, KFLAGA, and ERRA are valid on the rising edge of RCAP when in full clock mode and valid on the rising edge of both RCAP and RCAN in half clock mode.
DOUTB7 DOUTB6 DOUTB5 DOUTB4 DOUTB3 DOUTB2 DOUTB1 DOUTB0	TTL	O	P8 T5 R6 P6 R5 T3 P5 R3	Channel B Receiver Data Outputs. Parallel data on this bus is valid on the rising edge of RCBP in full clock mode and valid on the rising edge of both RCBP and RCBN in half clock mode.
EOFB	TTL	O	P3	Channel B End of Frame Detected. A High on this output indicates that a valid K28.5 has been detected and is present on the parallel data outputs DOUTB[0:7].
KFLAGB	TTL	O	P2	Channel B K-Character Flag. A High in KFLAGB indicates that a valid control character has been detected. Data present on the parallel interface DOUTB[0:7] should be used to indicate which character was received.
ERRB	TTL	O	P4	Channel B Receive Error. A High on ERRB signifies the occurrence of either a parity error or an invalid codeword error during decoding of the received data.
RCBP RCBN	TTL	O	R7 P7	Receive Data Clock. Parallel receive data, DOUTB[0:7], EOFB, KFLAGB, and ERRB are valid on the rising edge of RCBP when in full clock mode and valid on the rising edge of both RCBP and RCBN in half clock mode.

**Table 14. Receiver Input Pin Assignment and Descriptions**

Pin Name	Level	I/O	Pin #	Description
RXAP RXAN	Diff. LVPECL	I	A3 A4	Differential LVPECL compatible inputs for channel A. RXAP is the positive input, RXAN is the negative. Internally biased to VDD -1.3V for AC coupled applications.
RXBP RXBN	Diff. LVPECL	I	A8 A9	Differential LVPECL compatible inputs for channel B. RXBP is the positive input, RXBN is the negative. Internally biased to VDD -1.3V for AC coupled applications.

**Table 15. Receiver Control Signals**

Pin Name	Level	I/O	Pin #	Description
LPENA LPENB	TTL	I	C14 H14	Loopback Enable. When Low, input source is the high speed serial input for each channel. When High, the serial output for each channel is looped back to its input.
CMODE	TTL	I	C2	Clock Mode Control. When Low, the parallel output clocks (RCxP/N) rate is equal to 1/2 the data rate. When High, the parallel output clocks (RCxP/N) rate is equal to the data rate.

Note: All TTL inputs except REFCLK have internal pull-up networks.

**Table 16. Power and Ground Signals**

Pin Name	Qty.	Pin #	Description
VDDA	4	A6, B4, B13, C8	Analog Power (VDD) low noise.
VSSA	3	A2, B8, C13	Analog Ground (VSS).
VDD	3	B12, C6, C9	Power for High Speed Circuitry (VDD).
VSS VSSSUB	8	A7, A11, A12, A14, B5, B7, C7, C12	Ground for High Speed Circuitry (VSS).

**Table 16. Power and Ground Signals (Continued)**

Pin Name	Qty.	Pin #	Description
PECLPWR	4	D15, F15, G14, H15	PECL Power (VDD)
PECLGND	2	C16 J16	PECL Ground (VSS)
DIGPWR	6	B2, C1, D2, J15, N1, P9	Core Circuitry Power (VDD)
DIGGND	8	C3, D1, E2, E3, K16, R1, T1, T11	Core Circuitry Ground (VSS)
TTLPWR	8	F1, G3, H1, M2, P1, R4, R8, T7	Power for TTL I/O (VDD)
TTLGND	10	E1, F2, F3, K3, M3, N3, R2, T2, T4, T8	Ground for TTL I/O (VSS)
PWR	1	A16	Power
GND	6	B1, K14, L16, P13, R14, T16	Ground
CAP1 CAP2	2	A15 B14	Pins for external loop filter capacitor
NC	18	A1, A5, B6, B9, B16, C5, C15, D14, E14, E15, F14, G15, N2, R9, R15, T6, T9, T10	Not Connected. Used as test pins. Do Not Connect.

**Table 17. JTAG Test Signals**

Pin Name	Level	I/O	Pin #	Description
TMS	TTL	I	A10	Test Mode Select. Enables JTAG testing of device.
TCK	TTL	I	B10	Test Clock. JTAG test clock.
TDI	TTL	I	C10	Test Data In. JTAG data input.
TDO	TTL	O TRISTATE	H16	Test Data Out. JTAG data output. Can be high impedance under JTAG controller command.
TRS	TTL	I	B3	Test Reset. Resets JTAG test state machine.

Figure 10. S2002 Pinout (Bottom View)

	A	B	C	D	E	F	G	H	J	K	L	M	N	P	R	T
1	NC	GND	DIGPWR	DIGGND	TTLGND	TTLPWR	EOFA	TTLPWR	DOUTA2	DOUTA4	DOUTA6	RCAP	DIGPWR	TTLPWR	DIGGND	DIGGND
2	VSSA	DIGPWR	CMODE	DIGPWR	DIGGND	TTLGND	KFLAGA	DOUTA0	ERRA	DOUTA5	DOUTA7	TTLPWR	NC	KFLAGB	TTLGND	TTLGND
3	RXAP	TRS	DIGGND	TEST MODE	DIGGND	TTLGND	TTLPWR	DOUTA1	DOUTA3	TTLGND	RCAN	TTLGND	TTLGND	EOFB	DOUTB0	DOUTB2
4	RXAN	VDDA	SYNC											ERRB	TTLPWR	TTLGND
5	NC	VSSSUB	NC											DOUTB1	DOUTB3	DOUTB6
6	VDDA	NC	VDD											DOUTB4	DOUTB5	NC
7	VSSSUB	VSS	VSS											RCBN	RCBP	TTLPWR
8	RXBP	VSSA	VDDA											DOUTB7	TTLPWR	TTLGND
9	RXBN	NC	VDD											DIGPWR	NC	NC
10	TMS	TCK	TDI											DINA0	TCLKA	NC
11	VSS	CLKSEL	RATE											DINA4	DINA2	DIGGND
12	VSSSUB	VDD	VSSSUB											DINA7	DINA5	DINA1
13	TMODE	VDDA	VSSA											GND	KGENA	DINA3
14	VSS	CAP2	LPENA	NC	NC	NC	PECL PWR	LPENB	REFCLK	GND	DNB	DINB6	DINB3	TCLKB	GND	DINA6
15	CAP1	RESET	NC	PECL PWR	NC	PECL PWR	NC	PECL PWR	DIGPWR	TCLKO	TEST MODE1	DINB7	DINB4	DINB1	NC	DNA
16	PWR	NC	PECLGND	TXAP	TXAN	TXBN	TXBP	TDO	PECLGND	DIGGND	GND	KGENB	DINB5	DINB2	DINB0	GND


Note: NC used as Test Pins. Do Not Connect.

**Figure 11. S2002 Pinout (Top View)**

T	R	P	N	M	L	K	J	H	G	F	E	D	C	B	A	
DIGGND	DIGGND	TTLPWR	DIGPWR	RCAP	DOUTA6	DOUTA4	DOUTA2	TTLPWR	EOFA	TTLPWR	TTLGND	DIGGND	DIGPWR	GND	NC	1
TTLGND	TTLGND	KFLAGB	NC	TTLPWR	DOUTA7	DOUTA5	ERRA	DOUTA0	KFLAGA	TTLGND	DIGGND	DIGPWR	CMODE	DIGPWR	VSSA	2
DOUTB2	DOUTB0	EOFB	TTLGND	TTLGND	RCAN	TTLGND	DOUTA3	DOUTA1	TTLPWR	TTLGND	DIGGND	TEST MODE	DIGGND	TRS	RXAP	3
TTLGND	TTLPWR	ERRB											SYNC	VDDA	RXAN	4
DOUTB6	DOUTB3	DOUTB1											NC	VSSSUB	NC	5
NC	DOUTB5	DOUTB4											VDD	NC	VDDA	6
TTLPWR	RCBP	RCBN											VSS	VSS	VSSSUB	7
TTLGND	TTLPWR	DOUTB7											VDDA	VSSA	RXBP	8
NC	NC	DIGPWR											VDD	NC	RXBN	9
NC	TCLKA	DINA0											TDI	TCK	TMS	10
DIGGND	DINA2	DINA4											RATE	CLKSEL	VSS	11
DINA1	DINA5	DINA7											VSSSUB	VDD	VSSSUB	12
DINA3	KGENA	GND											VSSA	VDDA	TMODE	13
DINA6	GND	TCLKB	DINB3	DINB6	DNB	GND	REFCLK	LPENB	PECL PWR	NC	NC	NC	LPENA	CAP2	VSS	14
DNA	NC	DINB1	DINB4	DINB7	TEST MODE1	TCLKO	DIGPWR	PECL PWR	NC	PECL PWR	NC	PECL PWR	NC	RESET	CAP1	15
GND	DINB0	DINB2	DINB5	KGENB	GND	DIGGND	PECLGND	TDO	TXBP	TXBN	TXAN	TXAP	PECLGND	NC	PWR	16

Note: NC used as Test Pins. Do Not Connect.

Figure 12. Compact 21mm x 21mm 156 TBGA Package



DIMENSIONS (are in millimeters)


UNIT	A	A <sub>1</sub>	D	D <sub>1</sub>	E	E <sub>1</sub>	P	b	c	e
MIN	1.45	0.60	20.80	19.05 BSC.	20.80	19.05 BSC.		0.65	0.85	1.27 BSC.
NOM	1.55	0.65	21.00		21.00			0.75	0.90	
MAX	1.65	0.70	21.20		21.20			0.25	0.85	

### Thermal Management

Device	$\Theta_{ja}$ (Still Air)	$\Theta_{jc}$
S2002	19.8° C/W	3.5° C/W



**Figure 13. Transmitter Timing (REFCLK Mode, TMODE = 0)**




**Table 18. S2002 Transmitter Timing (REFCLK Mode, TMODE = 0)**

Parameters	Description	Min	Max	Units	Conditions
$T_1$	Data Setup w.r.t. $\uparrow$ REFCLK	0.5	-	ns	See Note 1.
$T_2$	Data Hold w.r.t. $\uparrow$ REFCLK	1.5	-	ns	—

1. All AC measurements are made from the reference voltage levels of the clock (1.4V) to the valid input or output data levels (.8V or 2.0V).

**Figure 14. Transmitter Timing (TCLK Mode, TMODE = 1)**



**Table 19. S2002 Transmitter Timing (TCLK Mode, TMODE = 1)**

Parameters	Description	Min	Max	Units	Conditions
$T_1$	Data Setup w.r.t. $\uparrow$ TCLK	1.0	-	ns	See Note 1.
$T_2$	Data Hold w.r.t. $\uparrow$ TCLK	0.5	-	ns	
	Phase drift between TCLKx and REFCLK	-3	+3	ns	

1. All AC measurements are made from the reference voltage levels of the clock (1.4V) to the valid input or output data levels (.8V or 2.0V).

**Table 20. S2002 Receiver Timing (Full and Half Clock Mode)**

Parameters	Description	Min	Max	Units	Conditions
$T_3$	Data Setup w.r.t. $\uparrow$ RCxP/N	2.5 3.0		ns	at 1.25 Gbps at 1.062 Gbps <sup>1,2</sup> TMODE = 1
$T_4$	Data Hold w.r.t. $\uparrow$ RCxP/N	2.5		ns	TMODE = 1
$T_5$	Data Setup w.r.t. $\uparrow$ RCxP/N	2.5 3.0		ns	at 1.25 Gbps at 1.062 Gbps <sup>1,2</sup> TMODE = 1
$T_6$	Data Hold w.r.t. $\uparrow$ RCxP/N	2.5		ns	TMODE = 1
$T_7$	Time from RCxP rise to RCxN rise	7.5 8.9	8.5 9.9	ns ns	at 1.25 Gbps at 1.062 Gbps <sup>1,2</sup>
$T_{RP}, T_{FP}$	RCxP Rise and Fall Times		2.4	ns	See note 2. See Figure 20.
$T_{RN}, T_{FN}$	RCxN Rise and Fall Times		2.4	ns	See note 2. See Figure 20.
$T_{DR}, T_{DF}$	DOUTx Rise and Fall Times		2.4	ns	See note 2. See Figure 20.
Duty Cycle	RCxP/N Duty Cycle	40	60	%	See note 1.

1. Measurements made from the reference voltage levels of the clock (1.4V) to the valid input or output data levels (.8V or 2.0V).


2. TTL/CMOS AC timing measurements are assumed to have an output load of 10pf.

**Table 21. S2002 Receiver Timing (External Clock Mode)**


Parameters	Description	Min	Max	Units	Conditions
$T_8$	TCLKA to DOUTx Propagation Delay	3.0	8.0	ns	10 pf load capacitance at the end of a 3 inch 50 $\Omega$ transmission line.

1. Measurements made from the reference voltage levels of the clock (1.4V) to the valid input or output data levels (.8V or 2.0V).

**Figure 15. Receiver Timing (Full Clock Mode, CMODE = 1)**



**Figure 16. Receiver Timing (Half Clock Mode, CMODE = 0, TMODE = 1)**



**Figure 17. Receiver Timing (External Clock Mode) (TCLKA to DATA Propagation Delay, TMODE = 0)**




Figure 18. TCLKO Timing




Table 22. S2002 Transmitter (TCLKO Timing)

Parameters	Description	Min	Max	Units	Conditions
$T_9$	$\uparrow$ TCLKO w.r.t. $\uparrow$ REFCLK	1.0	6.5	ns	
TCLKO Duty Cycle		45%	55%	%	

Note: Measurements are made at 1.4V level of clocks.

**Table 23. Absolute Maximum Ratings**

Parameter	Min	Typ	Max	Units
Storage Temperature	-65		150	° C
Voltage on VDD with Respect to GND	-0.5		+5.0	V
Voltage on any TTL Input Pin	-0.5		3.47	V
Voltage on any PECL Input Pin	0		VDD	V
TTL Output Sink Current			8	mA
TTL Output Source Current			8	mA
High Speed PECL Output Source Current			25	mA
ESD Sensitivity <sup>1</sup>	Over 500 V			

1. Human body model.

**Table 24. Recommended Operating Conditions**

Parameter	Min	Typ	Max	Units
Ambient Temperature Under Bias	0		70	° C
Junction Temperature Under Bias			130	° C
Voltage on any Power Pin with respect to GND/VSS	3.13	3.3	3.47	V
Voltage on any TTL Input Pin	0		3.47	V
Voltage on any PECL Input Pin	VDD -2V		VDD	V

**Table 25. Reference Clock Requirements**

Parameters	Description	Min	Max	Units	Conditions
FT	Frequency Tolerance	-100	+100	ppm	
TD <sub>1-2</sub>	Symmetry	40	60	%	Duty Cycle at 50% pt.
T <sub>RCR</sub> , T <sub>RCF</sub>	REFCLK Rise and Fall Time		2	ns	20% - 80%.
—	Jitter		80	ps	Peak-to-Peak, to maintain ≥ 77% eye opening.

**Table 26. Serial Data Timing, Transmit Outputs**

Parameters	Description	Min	Typ	Max	Units	Comments
Total Jitter	Serial Data Output total jitter			192	ps	Peak-to-Peak.
T <sub>DJ</sub>	Serial Data Output deterministic jitter			80	ps	Peak-to-Peak.
T <sub>SR</sub> , T <sub>SF</sub>	Serial Data Output rise and fall time			300	ps	20% - 80%. See Figure 19.

**Table 27. Serial Data Timing, Receive Inputs**

Parameters	Description	Min	Typ	Max	Units	Comments
T <sub>LOCK</sub> (Frequency)	Frequency Acquisition Lock Time (Loss of Lock) (1.25 Gbps)			175	μs	8B/10B idle pattern sample basis, from device start up.
T <sub>LOCK</sub> (Phase)	Phase Acquisition Lock Time (Phase Discontinuity) (1.25 Gbps)			150	ns	90% Input data eye (see Figure 24).
				180	ns	70% Input data eye.
T <sub>DJ</sub>	Deterministic Input Jitter Tolerance	370			ps	
Input Jitter Tolerance	Serial Data Input total jitter tolerance	599			ps	Peak-to-Peak, as specified by IEEE 802.3z.
R <sub>SR</sub> , R <sub>SF</sub>	Serial Data Input rise and fall time			330	ps	20% - 80%. See Figure 19.

**Table 28. DC Characteristics**

Parameters	Description	Min	Typ	Max	Units	Conditions
V <sub>OH</sub>	Output High Voltage (TTL)	2.4	2.8	VDD	V	VDD = min I <sub>OH</sub> = -4mA
V <sub>OL</sub>	Output Low Voltage (TTL)	GND	.025	0.5	V	VDD = min I <sub>OL</sub> = 4mA
V <sub>IH</sub>	Input High Voltage (TTL)	2.0			V	
V <sub>IL</sub>	Input Low Voltage (TTL)	GND		0.8	V	
I <sub>IH</sub>	Input High Current (TTL)			40	μA	V <sub>IN</sub> = 2.4 V, VDD = Max
I <sub>IL</sub>	Input Low Current (TTL)			600	μA	V <sub>IN</sub> = .8 V, VDD = Max
I <sub>DD</sub>	Supply Current		570	660	mA	1010 Pattern
P <sub>D</sub>	Power Dissipation		1.85	2.3	W	1010 Pattern
V <sub>DIFF</sub>	Min. differential input voltage swing for differential PECL inputs	100		2600	mV	See Figure 22.
ΔV <sub>OUT</sub>	Differential Serial Output Voltage Swing	1400		2600	mV	See Figure 21.
C <sub>IN</sub>	Input Capacitance			3	pf	


**OUTPUT LOAD**

The S2002 serial outputs do not require output pull-down resistors.


**ACQUISITION TIME**

With the input eye diagram shown in Figure 24, the S2002 will recover data with a  $\leq 1E-9$  BER within the time specified by  $T_{LOCK}$  in Table 27 after an instantaneous phase shift of the incoming data.


**Figure 22. High Speed Differential Inputs**




**Figure 19. Serial Input/Output Rise and Fall Time**




**Figure 20. TTL Input/Output Rise and Fall Time**



**Figure 21. Serial Output Load**



**Figure 23. Receiver Input Eye Diagram Jitter Mask**



**Figure 24. Acquisition Time Eye Diagram**





Figure 25. Loop Filter Capacitor Connections





**Ordering Information**

PREFIX	DEVICE	PACKAGE
S- Integrated Circuit	2002	TB – 156 TBGA


  
X      XXXX      XX  
 Prefix    Device    Package



**Applied Micro Circuits Corporation • 6290 Sequence Dr., San Diego, CA 92121**

**Phone: (858) 450-9333 • (800) 755-2622 • Fax: (858) 450-9885**

**<http://www.amcc.com>**

AMCC reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

AMCC does not assume any liability arising out of the application or use of any product or circuit described herein, neither does it convey any license under its patent rights nor the rights of others.

AMCC reserves the right to ship devices of higher grade in place of those of lower grade.

AMCC SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

AMCC is a registered trademark of Applied Micro Circuits Corporation.  
Copyright © 1999 Applied Micro Circuits Corporation